
SFF8639TestAdapterUserManual(Preliminary)
Page|19
©2014WilderTechnologies,LLC
DocumentNo.910‐0034‐000Rev.A(Preliminary)
Table 5. 8639-TPA-P 10-Position Low-Speed Connector “J3”
LABEL PINNO. DESCRIPTION
GND Pin1 PowerGround
BRS Pin2 PCIExpressReset(PortB)
ARS Pin3 PCIExpressReset(PortA)
DRS Pin4 Accessto8639ConnectorP2(DeviceReset)
WK# Pin5
Device/SystemSpecificWake‐Up
ID# Pin6 PCIExpressInterfaceTypeDetect
PR# Pin7 PCIExpressDevicePresent
AS Pin8 PCIExpressActivity
SMC Pin9 SMBus(SystemManagementBus)Clock
SMD Pin10 SMBus(SystemManagementBus)Data
Comentarios a estos manuales